ABSTRACT: Modern precision neutrino experiments like Double Chooz require a highly efficient trigger system in order to reduce systematic uncertainties. The trigger and timing system of the Double Chooz experiment was designed according to this goal. The Double Chooz trigger system is driven by the basic idea of triggering on multiple thresholds according to the total visible energy and additionally triggering on the number of active photomultiplier tubes (PMTs) in the detector. To do so, the trigger system continuously monitors the analogue signals from all PMTs in the detector. The amplitudes of these PMT-signals are summed for groups of certain PMTs (group signals) and for all PMTs (sum signal), respectively. The group signals are discriminated by two thresholds for each input channel and four thresholds for the sum signal. The resulting signals are processed by the trigger logic unit which is implemented in a FPGA. In addition to the proper trigger, the trigger system provides a common clock signal for all subsequent data acquisition systems to guarantee a synchronous readout of the Double Chooz detectors. The present design of the system provides a high flexibility for the applied logic and settings, making it useful for experiments other than Double Chooz. The Double Chooz trigger and timing system was installed and commissioned in 2011. This article describes the hardware of the trigger and timing system. Furthermore the setup, implemented trigger logic and performance of the trigger and timing system for the Double Chooz experiment is presented.
Introduction
Double Chooz [1] is a reactor anti-neutrino experiment located next to the nuclear power plant at Chooz, France. Its main physics goal is the measurement of the neutrino mixing angle θ 13 . The main challenge for the experiment, as for all reactor anti-neutrino experiments, is the reduction of systematic uncertainties. Double Chooz uses the inverse beta decay for the detection of the anti-neutrinos comming from the reactor cores.
ν e + p −→ e + + n (1.1)
An anti-neutrino interacting with a proton in the detector produces a positron with a continuous energy distribution from 1.02 to 12 MeV and a neutron. The neutron is captured on Gd releasing γs with an average energy of 8 MeV [2, 3] . This happens after a characteristic time of typically 28 µs.
Main requirement for the rigorous reduction of systematic uncertanties is that the trigger system of the Double Chooz experiment has to trigger both the prompt and the delayed signal with a high efficiency (> 99%) and that this trigger efficiency can be measured with sub-percent precision [1] . Furthermore, the system has to be reliable, i.e. trigger failures must be rare and easily detectable. For Double Chooz, the system creates a common clock signal for the whole detector and distributes a time stamp, unique event number and event classification for each triggered event. Also it is able to process the signals from external trigger sources such as calibration systems. The trigger system is based on a redundant trigger decision. Input to the trigger are the analogue signals of the PMTs in the detector. The signals are proportional to the energy deposited in the detector. Each input signal itself is the sum of typically 16 PMTs (group signal) and it is discriminated by a low and a high threshold individually. The number of active groups is used for a multiplicity condition. The analogue sum of all group signals is discriminated by four different thresholds corresponding to a certain deposited energy inside the detector. The final trigger decision is formed by a logical AND of the deposited energy and a multiplicity condition on the active number of PMT groups (see Figure 1) . Further, another level of redundancy is introduced by using two identical systems for the inner detector, each connected to half of the PMTs such both systems monitor the same detector volume. The output status of the sum thresholds can be combined for a rough event classification at the trigger level which can be used for an online data reduction. This classification allows for instance to distinguish between the positron and neutron subsignal of the anti-neutrino signature (cf. Equation
1.1).
The implementation of this trigger in Double Chooz is based on a logical AND of a multiplicity condition and a discrimination of an analog sum signal of the PMTs. This is different from other compareable experiments. RENO uses a trigger system based on PMT hit multiplicity only [5] while Daya Bay triggers on PMT multiplicity or an exceeded threshold on the sum signal proportional to deposited energy in the detector [4] . Another example of a trigger based on multiplicity only is the low background experiment Borexino [6] . The advantage of a trigger decision based on the deposited energy and a multiplicity condition is the introduction of redundancy and reliability to the system e.g. hardware failures are easily detectable. A similar argument applies for our decision to use two systems for the inner detector combined in a logical OR.
! " " # $ Figure 1 : Schematic principle of the trigger decision of the Double Chooz experiment. The detector is triggered by a logical AND of the deposited energy inside the detector and a multiplicity condition representing the number of active groups of PMTs. The analogue sum signal is the summation of all group signals and its pulse height corresponds to the energy deposited in the detector.
The Double Chooz Detector and the Data Acquisition System
This section will give a brief introduction of the Double Chooz detectors and the concept of the data acquisition system in which the trigger and timing system is embedded. For a more detailed description of the detector the reader is referred to the following documents [1] , [2] , [3] , [10] . Basically, the Double Chooz detector consists of four concentric cylinders, filled with different types of liquids. Figure 2 shows the detector containing the inner veto, buffer, γ-catcher and neutrino target. The detector consists of two optically separated regions: The inner detector (ID) and the inner veto (IV). The ID contains the neutrino target, γ-catcher and buffer. The neutrino detection takes place inside the ID which is observed by 390 PMTs (Hamamatsu R7081MOD, 10-inch diameter [7] , [8] ). Enclosing the ID region, the IV detects cosmic muons and other backgrounds which enter the detector from outside. It is observed by 78 PMTs (Hamamatsu R1408, 8-inch diameter). The IV is surrounded by a 15 cm thick steel shielding to reduce radioactive background from the rock surrounding the detector. A third subdetector system is the outer veto (OV), a muon tracking system. It consists of 44 plastic scintillator strips arranged in two layers. The first layer is installed directly above the inner veto vessel. The other one is installed under the ceiling of the experimental hall at a distance of approximately 5 m from the first layer. The data acquisition records the waveforms of the PMTs with waveform digitizers "FADC" (Flash/ Fast Analog to Digital Converter) whenever a trigger signal is released by the trigger system. A schematic view of the data acquisition (DAQ) chain is shown in Figure 3 . All PMT signals are decoupled from the high voltage at the HV splitters. After decoupling, the PMT signals are transmitted to the Front-End Electronic (FEE) modules. Up to eight PMTs are connected to one FEE module. Each PMT signal is optimized (amplified, clipped, baseline restored Figure 2 : A cross-sectional view of the Double Chooz detector system [2] . The inner detector volumes including the neutrino target, gamma catcher and buffer region are enclosed from the optically separated inner veto vessel. To reduce radioactive backgrounds from the surrounding rock the whole detector is surrounded by a steel shielding. Above the detector the outer veto, a muon tracking system, is shown. Figure 3 : Schematic view of the data acquisition chain of the Double Chooz experiment [3] . Interfaces to the outer veto are not shown.
and coherent noise filtered) by the FEE for digitization. The amplification factor of the ν-FADC output is adapted to the dynamic range of the ν-FADCs [19] . The ν-FADCs are used to record neutrino like signals with a high resolution and therefore precise charge information. Additionally, each FEE module provides an analogue sum of all connected PMTs. These signals are transmitted to the so-called "stretcher circuit" on the FEE modules. The circuit integrates the incoming charge of the PMTs over a time window of 100 ns. This time is adapted to the arrival time of photons which is determined by the detector geometry and the decay time of the scintillator as determined from dedicated MC simulation studies [18] . The resulting output signal from the "stretcher circuit" is the group signal. It is transmitted continuously to the trigger system. The amplitude of the group signal is proportional to the charge seen by the connected PMTs, collected within the time window of 100 ns. For the data published so far the waveforms over a time period of 256 ns are recorded whenever a trigger signal is released. The trigger and timing system additionally distributes a common clock signal to all data acquisition components and distributes a time stamp, unique event number (EvNo) and a event classification (TW) for all triggered events (see Figure 3 ). The EvNo is used for an online validation of the synchronism between the ν-FADCs and the trigger system. The TW allows an online data reduction based on the trigger decision (e.g. huge energy depositions which saturate the ν-FADCs can be discarded).
The design of the trigger and timing system was done according to the following redundancy concept: The trigger decision is based on a logical AND of the discrimination of the analogue sum signal and a multiplicity condition of active PMT groups (see Figure 1 ) and a logical OR of two independent systems (here two Trigger Boards for the ID region).
Hardware of the Trigger and Timing System
This section will describe the hardware developed for the trigger and timing system in general. The design of the system provides a high flexibility for the applied logic and settings, making it useful for experiments other than Double Chooz. Parts of the system are used in AMANDA [13, 23] , the Muon Track fast Tag upgrade for the CMS detector [21] , for the gas monitor chamber of the TPCs of the ND280 detector of T2K [22] and in R&D projects. A description of the setup for the Double Chooz experiment will be given in section 4. The trigger and timing system is designed as a two level system. All components are VME (Versa Module Eurocard) cards. The first stage is the so-called Trigger Board (TB) and the second the Trigger Master Board (TMB). The signals from the detector are discriminated on the TB. The digital signals are processed by the logic (firmware) implemented in a "FPGA" (Field Programmable Gate Array, Xilinx Inc. model XC2V500 [15] ) on the TB and TMB. The FPGAs give a high flexibility. Modifications or additions of new features can be realized without any hardware modification. The current firmware of TB and TMB allow to modify various settings of the boards functionality via the VME-bus using a self customized software. Those changeable features are highlighted by a dotted line in the trigger logic schemes of both cards (see Figure 5 and Figure 8 ). Each trigger module (TB and TMB) can use an external clock but is also equipped with an internal free running oscillator (XPRESSO model FXO-HC73 [14] ). Usually, the common system 62.5 MHz clock is distributed from the TMB to all TBs but it is also possible to run a TB or TMB standalone by using the internal oscillator.
The next sections will describe the single components and their functionality in detail.
Trigger Board
The TB can be separated into an analogue and a digital part (see Figure 5 ). The analogue part consists of various amplifiers and discriminators which convert the analogue input signals into digital signals for the trigger logic. The front panel of the TB is shown in Figure 4 . There are 18 analogue input connectors (MCX, male) and four digital input connectors: One 2-pin LEMO connector socket (LVDS) for an external clock signal Clk and three LEMO connector sockets (Camac 00 series, NIM) for external signals (TA, INH and EX). The EX input can be used for an external trigger. The TA input receives the main trigger signal from the TMB. When it is active the TB data will be stored in its "first in first out" (FIFO) memory inside the FPGA. The INH receives the "inhibit signal" which is used for a synchronized start of the system. When it is active the TB is disabled. The main output is a 20-pin connector socket (LVDS). Usually this output includes the status information of the discriminators but the exact definition can be modified by the user (see Figure 5 ). From the connector socket the output signal proceeds to the TMB by a flat ribbon cable. The lowest three bits of this output are transmitted in parallel via three LEMO connectors N1,..,N3 (NIM). The clock signal from the oscillator on the TB can be gripped from the 2-pin LEMO connector (LVDS) labled Clk. The LED, labled "AC", indicates activity on the VME-bus. The "FF" LED gives a warning when the FIFO of the TB is full. The signal logic inside the TB is schematically shown in Figure 5 .
Analogue Part and Input Signal Synchronization
The analogue inputs are capacitively coupled (AC coupling) to an operational amplifier. The signals are discriminated twice by two discriminators (A and B) with a dynamic range of ±1200 mV. A third signal is connected to summing amplifiers that produce the total sum of all input signals. The sum is discriminated by four discriminators (see Figure 1 ). Each discriminator of the sum operates in a different dynamic range due to different amplifiers on the signal line towards them. The thresholds of all discriminators are set through a twelve bit DAC (Digital Analog Converter). The discriminators generate a positive output while the threshold is exceeded. These signals are asynchronous with respect to the system clock. The input status synchronization (ISS) circuit inside the FPGA (see Figure 6 ) synchronizes them. The ISS uses the sync clock, which is derived from the system clock, with a doubled clock cycle length (32 ns). The signals are processed by several flip-flops in the ISS circuit. First a latched signal is created. The latched signal is at least 32 ns long (see Figure 6 a and b). It starts with the discriminator turning positive and ends with the next rising sync clock after the discriminator is back negative. At the next rising edge of the sync clock an active latched signal causes the begin of the corresponding sync signal. The sync signal ends with the clock cycle after the latched signal becomes inactive. This guarantees a signal length of the sync signal of at least 64 ns in order to compensate for transit time variations in the trigger logic and in the detector. Figure 6 shows schematically how the ISS responds to different input signals. The trigger system was optimized for negative input signals. An inherent characteristic to the design of the ISS is that the behavior of the trigger system for negative input signals differs from the response to positive input signals. When the thresholds are set to positive voltages the discriminator outputs (and the corresponding signals created in the ISS circuit) are active as long as the input signal amplitude is below that threshold (see Figure 6 c and d). This leads e.g. to the asymmetrical spectrum shape around the baseline in the detector spectrum shown later in Figure 14 .
Trigger Logic Unit
From the ISS the sync signals are propagated to the Trigger Logic Unit TLU (see Figure 5 ). AND and OR conditions (and their negations) can be applied to the incoming signals. In addition to the sync signals four multiplicity condition signals are sent to the TLU (one on the A discriminators and three different on the B discriminators). The TLU consits of 32 Content Addressable Memory (CAM) units which can be modified by software. In each CAM unit AND conditions (and its negation) between all the input signals of the TLU can be defined. All signals can be connected to each CAM in any order. A CAM generates a positive output if its condition is fulfilled. Groups of four CAMs are combined into a logical OR producing one bit of the 8 bit output of the TB. The 8 bit output and the corresponding NIM outputs are delayable in steps of 16 ns via software. In order to test the TB the discriminators can be set by software. It is also possible to disconnect all inputs from the ISS to test the internal functionality of the TLU. Figure c shows an example for a positive input signal which will not be detected by the trigger system because the design is optimized for negative input signals.
Trigger Board Data
The FIFO in the FPGA can store up to 128 events. If the FIFO is full the TB is still fully functional but no further data can/will be stored. Whenever the TB receives a trigger acknowledge (TA) the following data is transmitted to the FIFO and can be read via the VME-bus.
• Input status (IS): The output of all discriminators are sent to a shift register (delay line). Via the VME-bus it can be defined which of these registers (16 ns each) should be written to the FIFO. Hence, it is possible to store the IS corresponding to the time the trigger condition was fulfilled. The correct setting of the timing depends on cable length between the boards and the transit time through the boards themselves 1 and has to be adjusted every time changes to the system are made. The IS information requires 2 * 18 bit for the single channel discriminators and 4 bit for the sum discriminators.
• Input rate counter (IRC): Dedicated 16 bit counter counts the switching rate of the discriminators between two consecutive TA signals. The IRC information requires 2 * 18 * 16 bit for the single channel discriminators and 4 * 16 bit for the sum discriminators.
• Time difference counter (TDC): Counts the clock cycles between two consecutive TA signals in steps of the system clock. The TDC information requires 32 bit.
• Event number (EvNo): this counter is stored inside the FIFO and incremented with every TA signal. The EvNo information requires 32 bit.
When the TB is used in stand-alone mode (e.g. without a TMB) the TA signal can be internally derived from one of the NIM outputs or from a gate timer register. The gate timer can be set by the VME-bus to generate the TA internally in fixed time intervals.
Trigger Master Board
The TMB is the second stage of the trigger and timing system (see Fig . The implemented logic for those trigger signal outputs will be described in section 3.2.1 and 3.2.2. The remaining two sockets (Trigger 3-4) are disabled in the current firmware. The last socket is used for the so called OV sync signal which can be used for the synchronization of an external subsystem which is using its own clock. The ten LEMO connectors for digital input are reserved for external trigger signals. In the current firmware only the first seven input sockets (Extern In 1-7) are connected to the FPGA. The other sockets (SP 1-3) are disabled. The output of connected TBs is transmitted to the TMB by two 20-pin connector sockets (LVDS) such that two TBs are connected to one socket. At the bottom of the front panel there are two 34-pin connector sockets (LVDS) providing the Trigger Word and Event Number which are described in section 4.2. The LED labled "AC" , indicates activity on the VME-bus. The LED labled "ERR" gives a warning when the FIFO of the TMB is full. A scheme of the logic implemented in the firmware and the signal path in the FPGA is shown in Figure 8 . The incoming signals from external trigger sources are processed by an ISS circuit similar to the ISS of the TB (cf. section 3.1.1). The sync clock on the TMB has a clock cycle length of 16 ns. All signals, external and from the TBs, are transmitted to the Masked OR. It creates the logical OR of all signals with a mask settable via the VME-bus. The Masked OR is followed by 32 CAMs. As on the TBs one can define logical AND (and its negation) conditions between all the input signals in any order for each CAM. Whenever a certain condition is fulfilled the CAM will generate an output signal. The output from the CAMs is split and transmitted into three independent circuits.
Trigger 1 Signal Circuit
The outputs of all 32 CAMs are counted (Scaler Count, see Figure 8 ). This counter value is compared with the scaling factor which can be set through the VME-bus. If the counter reaches the scale factor an output is created and the counter reset. This allows to prescale a certain input to an acceptable rate for the DAQ (cf. section 4.1). Afterwards the signals are compared with a software controlled 32 bit mask (Trigger 1 Mask). This mask acts as a switch for the CAM outputs. The • Fixed rate trigger: A random trigger with a fixed period from 16.384 µs up to 1.0738 s in steps of 16.384 µs.
• Follow up trigger: The current logic prevents the system to create new triggers while a previous trigger condition is still fulfilled. By software it is possible to define a time between 32 ns and 528 ns (in steps of the system clock) after which a second trigger signal is fired if the previous condition is still fulfilled in order to avoid data loss and dead time.
• Close in time: This function can prevent trigger signals which are very close to each other such that the corresponding data samples (e.g. from a waveform digitizer) would overlap. By software one can define a timewindow from 32 ns up to 528 ns after each trigger. Whenever a second trigger arrives in that time window it is delayed to the end of the time window. Instead of the close in time trigger one can also set a dead time from 16 ns up to 512 ns via the VME-bus. During this time no additional trigger can be created.
• Inhibit release: Whenever the inhibit signal is released, a trigger will be generated. This function can be disabled by software.
These four special trigger signals have dedicated bits in the trigger word which is generated with each trigger signal (cf. section 3.2.3 and 3.2.4). The trigger 1 signal can be delayed up to 272 ns in steps of the system clock. With every generated trigger 1 signal all the TA outputs on the front plane are activated. The CAM output signals, which have caused a trigger 1 signal, have to become inactive before a new trigger 1 signal can be created.
Trigger 2 Signal Circuit
With this circuit it is possible to define an additional trigger signal independently from the trigger 1 signal.
The 32 outputs of all CAMs are compared (logical AND) masked (see Figure 8 , Trigger 2 Mask). All remaining signals are combined in a logical OR and transmitted to the trigger 2 signal output.
To compensate the additional transit time of the trigger 1 signal caused by the high level logic (see above), the trigger 2 signal is delayed until both signals are synchronous.
Trigger Word (TW) Circuit
The 32 bit TW provides information about a generated trigger 1 signal. It contains 4 bit with the information about the special triggers. The other 28 bits are reserved for the CAM output signals.
The outputs of the first 28 CAMs of the TLU are transmitted to the trigger word circuit. Four shift registers store the CAM output of four consecutive clock cycles (with the rising edge of the clock signal the information is moved to the next shift register). For each shift register one can mask out certain bits. The masked content of the four shift registers is combined in a logical OR to build the trigger word (see Figure 8) . It contains the information from 64 ns. The TW (and also the event number) is active at the corresponding output sockets 6 ns before the trigger 1 signal is released.
Trigger Master Board Data
The FIFO memory inside the FPGA can store up to 128 events. If the FIFO is full the TMB is still fully functional but no further data can/will be stored. Whenever the TMB generates a trigger 1 signal the data listed below is transmitted to the FIFO and can be read via the VME-bus.
• Input status (IS): The input status of all input lines of the TMB are stored in a shift register. A delay guarantees that the status of the clock cycle in which the trigger condition was fulfilled is stored with every event. The setting must be tuned with respect to the board's transit time in the respective firmware version (cf. section 3.1.3). The external trigger signals can be delayed via software. The IS information requires 39 bit.
• CAM output: The 32 bit output status of all CAMs.
• Scaler count: Each CAM output is connected to a 16 bit counter. The counter is reset whenever its value matches the corresponding scaling factor (cf. section 3.2.1).
• Clock counter: This 32 bit counter stores the number of clock cycles since the start of the data acquisition. When the counter reaches its maximum value it will restart counting from zero again.
• Event number (EvNo): This counter is incremented with every generated trigger signal and requires 32 bit.
• Trigger word (TW:) The 32 bit trigger word. The trigger and timing system for the Double Chooz experiment consists of three TBs and one TMB as shown in Figure 9 . Two TBs are used for the signals from the ID. Each ID TB is connected to half of the 390 PMTs using 13 of the 18 input channels 2 . The PMT inputs are grouped in an alternating way such that each TB observes the same detector volume (see Figure 10a ). This was motivated by two reasons [18] . Using two identical boards allows to determine the trigger efficiency by cross comparison. Furthermore, redundancy and high robustness is introduced to the system. If one board fails no events are lost and the failure can be detected offline. The third TB is used for the signals from the IV. Each of the 18 group signals consists of PMTs of a certain region of the IV vessel (see Figure 10b ).
All the VME cards are hosted in a VME64x crate and are controlled by a VME based computer system MVME3100 (Emerson Network Power). The same computer is used in all other VME crates of the experiment. The colours show which groups can be combined into topology groups top, up, lateral, down and bottom for the event classification of IV events.
Trigger Logic for the Double Chooz experiment
The trigger logic is a combination of the sum thresholds and a multiplicity condition on the single group thresholds. Whenever the read out condition of one of the three TBs is fulfilled or an external trigger signal is active, a trigger will be generated by the TMB. In this section we will describe the setup of the trigger system and the resulting Trigger Word.
ID Trigger Boards
For the ID TBs four sum thresholds are called the "prescaled", the "neutrino like", the "neutron like" and the "muon like" threshold. The prescaled threshold is lower than the neutrino threshold such that it delivers a rate of 1000/s scaled by a factor of 1/1000 (on the TMB) leading to a total rate of 1/s of prescale triggers. The "neutrino like" threshold is the physics threshold of the ID. It is set to approximately 350 keV well below the minimum energy of the inverse beta decay of 1.02 MeV by which neutrinos are detected [2] . It runs at a rate of approximately 100/s. The two highest thresholds are used as flags for the event classification and set to approximately 6 MeV for "neutron like" events and 50 MeV for muons, respectively. The group thresholds are set to 80 % of the "neutrino like" threshold. For a trigger at least 2 out of the 13 groups have to fire. For the prescaled trigger no multiplicity condition is applied.
IV Trigger Board
For the IV TB three sum thresholds are called the "prescaled", the "neutron like" and the "muon like" threshold. The prescaled threshold is set similarly to the ID. It creates 1000/s triggers which are scaled by a factor of 1/1000 leading to a total rate of 1/s prescale triggers. Because of the geometrical properties of the IV: the inhomogeneous distributed PMTs and the anisotropic light propagation the IV TB is treated differently than the ID TB boards. From a Threshold-scan we determined a rate spectrum for each discriminator of the IV TB (cf. section 5.3). With those spectra it is possible to distinguish between regions (threshold values) where the rate is dominated by radioactivity (cf. section 5.3.2). The "neutron like" threshold is set right above the value where the rates are dominated by radioactive background ("neutron spot", see Figure 16 ). For the group discriminators the thresholds have been calculated taking into account the number of PMTs belonging to the corresponding group (cf. Figure 10b) . The "neutron like" threshold is the physics threshold of the IV. It is set to approximately 10 MeV. There is no multiplicity condition for these triggers. The "muon like" threshold is set to approximately 50 MeV and combined with a multiplicity condition of at least 10 active groups. Simulations have shown that it is possible to achieve a rough muon event categorization IVMPR (Inner Veto Muon Pattern Recognition) at the trigger level. Muon events can be distinguished in three different classes (see Figure 11 ): muons which stop inside the ID (stopping), muons which cross the IV without entering the ID (passing) and muons which cross the ID and the IV (crossing). First the "topology" bit is derived by a logical OR of three multiplicity conditions in the IV: at least three active groups of the lateral group OR at least one active group in the down area OR an active bottom group (see Figure 10b) . I.e. for topology only groups belonging to the top and the up are allowed to be active. The IVMPR logic is the following:
Muon Event Categorization
• passing muon: "muon like (IV) ∧ muon like (ID)
• stopping muon: "muon like (IV) ∧ muon like (ID) ∧ topology 
The Double Chooz Trigger Word
On the TMB all signals from the TBs and external trigger sources, e.g. from the calibration systems [2] are processed via separate CAMs into the TW (see Figure 8) . The scaling of the prescaled triggers is also done on the TMB. Except for the fixed rate trigger, which is set to a rate of 1/s, all special triggers of the high level logic are disabled. After each trigger a forced dead time of 128 ns is set to prevent the event window of the FADCs of two consecutive events from overlapping (for the data published so far an event window is 256 ns long [3] ).
The configuration of the TW is the following:
• Bit 0-3: TB A: prescale, neutrino like (read out), neutron like (flag), muon like (flag).
• Bit 6-9: TB B: prescale, neutrino like (read out), neutron like (flag), muon like (flag).
• Bit 12-17: TB IV: prescale, neutron like (read out), muon like (flag), passing muon (flag), stopping muon (flag), crossing muon (flag).
• Bit 20-25: External triggers from various calibration systems [3] , trigger dead time monitor system (cf. section 5.6) and the OV (flag).
• Bit 28: Fixed Rate trigger Important for the near detector is the ability to reduce the amount of stored data based on the event classification of the TW (cf. section 4.2). For the data published up to now, with only the far detector, this option has not been used. However, it is planned to test this method with the far detector in the near future.
Output of the Trigger and Timing System
In order to distribute the output signals to the FADC crates several custom Fan-Outs 3 are part of the trigger and timing system (see Figure 9) . The output signals of the trigger and timing system (see Figure 8 and 9) are explained below:
• Trigger 1 signal (TR1): It triggers the readout of the detector. It is a standard NIM pulse. It is distributed to all FADC modules via several dedicated fan-out modules.
• Clock signal (Clk): The trigger system provides a common 62.5 MHz (16ns period) clock to all components for synchronous data taking. The clock signal is based on LVDS (Low Voltage Differential Signaling). It is distributed to all components via several dedicated Fan-Out modules.
• OV sync signal: This signal can be used to synchronize systems which are using a separate clock. It is used to synchronize the OV. The OV sync signal is sent every 68.72 s (0.015 Hz). It is derived from the Clk signal.
• Inhibit signal (INH): To guarantee a synchronous start of all components the trigger system provides an inhibit signal (standard NIM pulse). While this signal is active no data will be collected. Upon deactivation, all components start running.
• Trigger Word (TW): Is a classification of each triggered event. This can be used to reduce the amount of data stored. The event classification is coded in the 32 bit TW and distributed from a 34-pin connector socket (LVDS) via dedicated fan-outs to the FADC crates, in time with the trigger signal (cf. section 3.2). The FADCs can read only 16 LVDS signals so that the 32 bit TW had to be split into two FADCs per crate.
• Event Number (EvNo): The trigger system provides a counter which is incremented with every trigger. This 32 bit counter (EvNo) is distributed via LVDS Fan-Outs to each FADC crate synchronous with the trigger. The EvNo sent from the trigger system is compared to the internal event counter in the FADC to validate the data before it is written to disk.
Commissioning and Tests of the Double Chooz Trigger System
The installation of the electronic components was done in April 2010. The construction of the far detector was completed at the end of 2010. During this period tests of the subsystems have been performed [20] . The trigger system was used to monitor the detector behavior e.g. during the filling of the detector. A detailed summary of the development of the trigger system and its earlier tests can be found in [17] .
Discriminators Performance
The performance of the discriminators is critical for the overall performance of the trigger system. Before the system was installed at Chooz the discriminators have been calibrated carefully. Crosstalk, internal electronic noise and linearity of the discriminators was studied.
To estimate the internal electronic noise of the TB we used "Threshold-scans" (cf. section 5.3). The region around each discriminator baseline was scanned count by count. For each step the switching rate of the discriminator (IRC value, cf. section 3.1.3) was measured. Figure 12 shows the result for a sum and a single channel discriminator. The different total of the baseline are related to the different dynamic ranges and therefore different steps of the thresholds of the group and the sum discriminators. The values for one TB are listed in Table 1 . The discriminators start switching if the threshold is near the baseline and noise creates triggers. The distributions in Figure 12 give an estimation of the internal electronic noise of the TBs. Both examples show that the level of electronic noise is negligible (less than one DAC).
A similar measurement can be used to estimate the crosstalk between different channels. Here a signal was connected to one group only and the IRC (cf. section 3.1.
3) values of adjacent discriminators have been measured under the influence of the the discriminator switching of nearby [17] . This measurements showed that there is only negligible crosstalk between channels (less than one DAC). The linearity of the discriminators was verified with a pulse generator using rectangular pulses with different pulse heights. For each pulse height the corresponding threshold was determined by a Threshold-scan (see Figure 13a) . The distribution can be described by an error function which is fitted to determine the threshold µ for a certain pulse height.
Where α stands for the total number of pulses. µ and σ are the threshold and threshold resolution, respectively.
All discriminators show a similar linear behavior over their dynamic range as the one shown in Figure 13b . A temperature dependence of the discriminators has not been observed because the electronics of Double Chooz is constantly cooled by a ventilation system in the underground lab.
Clock Stability
The total run time of the experimental data sets is calculated from the clock counter of the TMB (cf. 3) of the TBs and the clock counters of the ν-FADCs to ensure synchronicity of the cards. The reliability of the TMB clock has been verified with a custom GPS board. This board is a modified TMB and is planed to be installed and used for the Double Chooz experiment in the future. It receives a GPS time stamp every 200 ms (5 Hz) from a Lea4T GPS module. The time difference between receiving the GPS signal and the trigger signal from the trigger system, is measured with a counter in steps of 8 ns. Whenever a trigger signal is received the GPS time stamp and the counter value is stored in the FIFO of the GPS board, thus the actual time stamp for the trigger signal can be calculated afterwards. In several laboratory tests with 24 hours of run time each, the run length calculated from the TMB (using the clock counter, cf. Section 3.2.4) has been compared with the run length stated by the GPS clock. In order to create triggers the fixed rate trigger of the TMB has been used. These measurements lead to an uncertainty of 0.018 s/h in the run length calculated from the TMB clock, which is well below the manufacture's specification of 0.072 s/h [14] . The manufacture's specification also covers aging of the oscillator. The time stamps needed for analysis e.g. search for delayed coincidences of physics events like the inverse beta decay or the comparison to the reactor power history are in the order of O(µs) and O(min), respectively. Therefore the precision and stability of the clock is well below the requirements of the experiment. The planned installation of the custom GPS board in the experiment provides a potential application to contribute to a global campaign, such as SNEWS [11] for the detection of neutrinos from supernova explosions.
Threshold-scans for Commissioning the Far Detector Trigger
The trigger system can be operated independently from the other DAQ components. The trigger system allows an almost instantaneous monitoring of the detector performance because of the sim-ple and robust structure of its data. This has been useful during the filling of the detector and the commissioning of the DAQ. Threshold-scans were taken regularly. The distribution of the IRC values shows a cumulative rate spectrum of the corresponding discriminator and detector. Note, that the trigger system is triggering on negative pulses, therefore the pulse heights increase from the right to the left in all plots shown in this section, with the dotted line indicating zero input around 2040. The distributions in Figure 14 show how the IRC changes during the filling operation. The violet data points show the discriminator response when the detector was empty. The red data points have been measured when the liquid levels reached the buffer volume 4 . The slightly higher rates measured with a dry detector can be explained by a higher dark count rate after turning on the high voltage [7] and radioactivity from the rock below the detector. With the increase of the liquid levels inside the detector an increase of the rates is observable. When the liquid level reaches the target vessel (filled with scintillator) a structure becomes visible around DAC 1890 and DAC 1960, respectively. This structure can be explained by the natural radioactivity from the detector and the surroundings around the detector and the PMT cathodes. The highest rates have been observed when the target was half filled (blue data points). With further increasing of the liquid levels a decrease of the rates has been observed. When the buffer volume was filled completely the structure in the rate spectrum disappeared. This observation and the reduction of the rates at higher filling levels show that the buffer volume act as a passive shielding for the innermost volumes. The black data points show the switching rate after the whole detector was filled and the steel shielding was installed. The rates for small amplitudes have decreased further because of the passive shielding of the IV liquid and the steel shielding. The asymmetry of the distributions around the baseline can be explained by the response of the ISS circuit to positive signals (cf. Figure 6 ). After the completion of the filling one can observe that the rate at high amplitudes (which are corresponding to high energies cf. section 2) converge to the expected muon rate of approximately 10/s [1] . After the installation the Threshold-scan distribution has been regularly monitored and found to be stable. The variations between different measurements are consistent within the statistical fluctuations. The stability of the electronics, in particular the stability of the input baseline, can be monitored from the maximum in the distributions. Figure 15 shows that the baseline for all discriminators has been stable (variations below one DAC) since the electronics installation, demonstrating the stable behavior of detector and electronics.
Inner Veto
The distributions in Figure 16 show the IRC of the "neutron like" threshold of the IV TB at the far detector before (red) and after (black) the steel shielding was completed. The steel shielding above the detector was installed after the detector was filled. The decreased rates for smaller amplitudes after the shield installation demonstrate how efficiently the steel shielding surrounding the detector protects it from radioactivity from the outside. At high amplitudes (energies cf. section 2) both distributions converge to the expected muon rate (approximately 30/s [1] ) for the IV at the far detector site. For the IV, the Threshold-scans have also been used to define the threshold settings (cf. section 4.1.2). Both data sets in Figure 16 show a spot were the rates converge to a constant rate. Between this spot ("neutron spot") and the baseline position the rates are dominated by radioactivity from outside the detector. The "neutron like" threshold for the IV has been set to the so called "neutron spot" (see Figure 16 ). For the group discriminators the threshold has been calculated by scaling the sum signal amplitude at the "neutron spot" according to the number of PMTs of a particular group (see Figure 10b ). Figure 17 shows examples of Threshold-scan distributions for the IV groups. The shape of the distributions are rather similar for all group discriminators. Small differences in the rates at the calculated "neutron spot" threshold (red line) can be explained by the number of PMTs connected to the particular group and the topological position of the groups (cf. Figure 10b ). Figure 18 : Multiplicity study for the IV TB. The group thresholds have been fixed to the "neutron spot" equivalent of the sum threshold of the IV. The distributions show the number of active group channels (multiplicity) per event.
Multiplicity
During the commissioning of the Trigger System studies on the multiplicity (number of active groups) have been done. Here we discuss the results for the IV TB as an example. Figure 18 shows how the number of active groups changes with an increase of the sum threshold 5 . Note, that all sum threshold values for this studies are below the thresholds for pure muons.
One can see that for a low sum threshold (e.g. 1900 [DAC]) the rate of low multiplicity is high because the IV mainly triggers on the localized energy deposition from radioactivity from the outside. With the increase of the sum threshold the mean multiplicity is also increased. This correlation between the sum threshold value and the resulting mean multiplicity shows that a certain sum threshold could be replaced by a corresponding multiplicity condition, i.e. both conditions are redundant. A low sum threshold combined by a logical AND with a high multiplicity condition would effectively increase the physic threshold to a higher level then the actual set sum threshold level. Even if the sum threshold is set to a low value the detector would be triggering only on high energies because of the multiplicity condition. The physics threshold for the IV is set to 1800 [DAC] without any multiplicity condition (cf. section 4.1.2). Figure 19 shows another presentation of the data shown in Figure 18 . For each IV group the fraction of events where the particular group was active is shown for different sum thresholds. For a low sum threshold the average number of active groups is also low. The position of the corresponding active group over the IV is roughly uniform. For higher sum thresholds the fraction of active groups increases. For higher sum threshold values one can see that channels corresponding to the topological regions top (A), up (B) and lateral (C) have higher probabilities to be active than the ones located at the bottom of the IV. This can be explained by the fact that most muons enter the IV from above. The top group has a lower probability to be active than the other groups located 5 Corresponding to an increasingly negative voltage and hence a smaller DAC count at the top of the IV because of the connected PMTs of this group are located on an inner ring of the IV and are facing inwards, thus observing only a small volume of the IV. The same applies to the PMTs connected to the bottom group. The differences within a certain topological group can be explained by differences in the group threshold values and gains of the PMTs, which hadn't been optimized at the time this measurement was taken.
Optimization of the AC Coupling at the Trigger Input Channels
The AC coupling at the trigger input is realized by a RC-circuit. During the commissioning of the Double Chooz detector it turned out that a muon hitting the detector produces such a high light level that it strongly saturated the analogue electronics in front of the trigger. With the first version of the trigger system muons caused an effective deadtime due to combined effect on the PMTs, the FEE and the TBs. A muon signal produces a large positive overshoot at the end of the group signal. Due to the AC coupling at the TB inputs this leads to a release of a trigger (peak at approximately 4.5 µs in Figure 20a ) when the stretcher signal returns to its baseline which has drifted towards positive voltages. The corresponding trigger signal stays active for approximately 20 µs which corresponds to the recovery time of the AC coupled baseline. During this time it is not possible to release a second trigger (cf. section 3.2.1) causing an effective deadtime of the system. After this time the threshold is still close to the group signal level such that even small fluctuations can cause a trigger. Those triggers cause the peak at 24 µs in Figure 20a . SPICE simulations have shown [12] , that an increase of the coupling capacitor would improve the trigger response to these large overshoots. In Figure 20 the improvement due to this modification is shown. With the modified TB version the positive overshoot does not cause additional triggers. The trigger becomes sensitive as soon as the group signal returns to its baseline. This can be seen in Figure 20b where the expected signals from correlated afterpulses of the PMTs in response to the initial high light level are triggered. The peak positions at 6 µs and 8 µs match with the afterpulse probability distribution of the ID PMTs [9] . With the modification to the AC coupling at the TB inputs the trigger response shortly after high light level signals (e.g. caused by a muon) has been improved. Note, that for the neutrino analysis this is not an issue because a veto cut of 1 ms after each muon is applied [2] , [3] . With the improved AC coupling it becomes possible to trigger events even shortly after a muon (e.g. search for michel electrons).
Trigger Dead Time Monitor Systems
Due to the high energy deposited, muon events can cause the group signals to overshoot, making the trigger system less efficient at detecting lower energy events immediately after. In order to determine the impact of this inefficiency, two dead time monitor systems were installed. The basic function of these dead-time monitors is to trigger the detector at a known, regular frequency, creating tagged random triggers with respect to physics triggers. By identifying any loss of such tagged triggers, we can quantify and track the dead time of the readout versus time. Both triggers of the dead-time monitors run at 1 Hz, however they differ in their synchronization with the system clock. The first one is synchronous, created by the fixed rate trigger (cf. section 3.2.1) of the TMB. The second one is asynchronous, two NIM signals (with a fixed time difference of 2 µs) are produced by NIM gate generators once per second. When excluding muons and all following events for a duration of 1ms (offline veto time for neutrino searches), both dead time monitors show 100% livetime; i.e. the trigger system does not introduce any dead-time for the neutrino analysis.
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Conclusions
The trigger and timing system of the Double Chooz experiment was successfully installed and commissioned in 2011. It consists of three trigger boards (two for the inner detector and one for the IV), one trigger master board and several fan-outs. The trigger system is dead time less for the neutrino analysis. It continuously monitors the analogue signals of the detector and triggers the data acquisition based on a decision involving a logical AND of a threshold on the sum signal and a multiplicity condition representing the number of active groups of input channels. The trigger and timing system synchronizes all electronics and provides a time stamp, an event classification and an event number for each triggered event. The precision and stability of the common clock is well below the requirements of the experiment. However, the implementation of the custom GPS board would provide the possibility to participate in a global campaign of the detection of neutrinos from super nova neutrinos. For the first data taking period of the Double Chooz experiment the physics threshold of the ID is determined to approximately 350 keV [2, 3] . The trigger efficiency is 100.0 % above the analysis threshold of 0.7 MeV with a negligible uncertainty for the neutrino analysis. The design of the trigger and timing system provides a high flexibility for the applied logic and settings, making it useful for experiments other than Double Chooz.
